

WHAT IS CLAIMED IS:

Sub
A1

0986577-062101

- 1 1. A compilable semiconductor memory circuit having a
- 2 plurality of hierarchically organized levels, comprising:
- 3 a first level memory portion for storing data therein, said
- 4 first level memory portion having first level Data In (DIN) and Data Out
- 5 (DOUT) buffer blocks associated therewith for effectuating data
- 6 operations with respect to a location in said first level memory portion,
- 7 said first level DIN buffer block including Local Data In (LDIN) driver
- 8 circuitry;
- 9 a second level memory portion for storing data therein, said
- 10 second level memory portion having second level Data In (DIN) and
- 11 Data Out (DOUT) buffer blocks associated therewith for effectuating
- 12 data operations with respect to a location in said second level memory
- 13 portion; and
- 14 multiplexing circuitry disposed in said first level DIN buffer
- 15 block, said multiplexing circuitry being actuatable for providing data
- 16 accessed through said second level DOUT buffer block to said LDIN
- 17 driver circuitry in said first level DIN buffer block, whereby data
- 18 accessed from said second level memory portion is selectively loaded
- 19 into said first level memory portion in a substantially simultaneous
- 20 loading operation.

1 2. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 1,
3 wherein said first and second level memory portions comprise static
4 random access memory (SRAM).

1 3. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 1,
3 wherein said first level memory portion comprises SRAM and said
4 second level memory portion comprises dynamic RAM (DRAM).

0988657-062404

1 4. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 1, further
3 comprising:

4 a third level memory portion for storing data therein, said
5 third level memory portion having third level Data In (DIN) and Data Out
6 (DOUT) buffer blocks associated therewith for effectuating data
7 operations with respect to a location in said third level memory portion;
8 and

9 multiplexing circuitry disposed in said second level DIN
10 buffer block, said multiplexing circuitry being actuatable for providing
11 data accessed through said third level DOUT buffer block to LDIN driver
12 circuitry provided in said second level DIN buffer block, whereby data
13 accessed from said third level memory portion is selectively loaded into
14 said second level memory portion in a substantially simultaneous loading
15 operation.

1 5. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 4,
3 wherein said multiplexing circuitry disposed in said first level DIN buffer
4 block is selectively operable for providing said data accessed through
5 said third level DOUT buffer block to said LDIN driver circuitry in said
6 first level DIN buffer block for substantially simultaneously loading said
7 data into said first level memory portion.

1 6. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 5,
3 wherein each of said first, second, and third level memory portions is
4 selected from the group consisting of SRAM and DRAM.

1 7. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 6,
3 wherein said substantially simultaneous loading operation into said first
4 level memory portion is effectuated using an address calculated by a
5 separate address logic circuit.

1 8. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 6,
3 wherein said substantially simultaneous loading operation into said first
4 level memory portion is effectuated using an address that is dependent on
5 an address used for accessing data in one of said second and third level
6 memory portions.

1 9. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 6,
3 wherein said substantially simultaneous loading operation into said
4 second level memory portion is effectuated using an address calculated
5 by a separate address logic circuit.

1 10. The compilable semiconductor memory circuit having a
2 plurality of hierarchically organized levels as set forth in claim 6,
3 wherein said substantially simultaneous loading operation into said
4 second level memory portion is effectuated using an address that is
5 dependent on an address used for accessing data in said third level
6 memory portion.

1 11. A memory operation method for use in a compilable
2 semiconductor memory circuit having a plurality of hierarchically
3 organized levels, comprising the steps of:
4 initiating a data access operation for accessing data in said
5 semiconductor memory circuit;
6 determining if said data is available in a first level memory
7 portion of said semiconductor memory circuit;
8 if not, accessing said data in a next level memory portion of
9 said semiconductor memory circuit; and
10 selectively loading said data accessed from said next level
11 memory portion into said first level memory portion in a substantially
12 simultaneous loading operation.

1 12. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said next
3 level memory portion is a second level memory portion of said
4 semiconductor memory circuit.

1 13. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said next
3 level memory portion is a third level memory portion of said
4 semiconductor memory circuit.

1 14. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said
3 substantially simultaneous loading operation into said first level memory
4 portion is effectuated using an address calculated by a separate address
5 logic circuit.

1 15. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said
3 substantially simultaneous loading operation into said first level memory
4 portion is effectuated using an address that is dependent on an address
5 used for accessing data in said next level memory portion.

1 16. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said first
3 level memory portion is comprised of static random access memory
4 (SRAM).

1 17. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said first
3 level memory portion is comprised of dynamic RAM (DRAM).

1 18. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said next
3 level memory portion is comprised of DRAM.

1 19. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein said next
3 level memory portion is comprised of SRAM.

1 20. The memory operation method for use in a compilable
2 semiconductor memory circuit as set forth in claim 11, wherein each of
3 said first and second level memory portions is selected from the group
4 consisting of SRAM and DRAM.